

# A Data-Centric Approach to Performance Portability

Torsten Hoefler, Keynote at CIUK 2020, United Kingdom (virtual)

Tal Ben-Nun, Alexandros Ziogas, Guillermo Indalecio, Timo Schneider, Mathieu Luisier, and Johannes de Fine Licht  
and the whole DAPP team @ SPCL



# Changing hardware constraints and the physics of computing

How to address locality challenges on standard architectures and programming?  
D. Unat et al.: “**Trends in Data Locality Abstractions for HPC Systems**”

*IEEE Transactions on Parallel and Distributed Systems (TPDS). Vol 28, Nr. 10, IEEE, Oct. 2017*

Three Ls of modern computing:

**Spatial Locality**

**Temporal Locality**

**Control Locality**

# Control in Load-store vs. Dataflow


Turing Award 1977 (Backus): "Surely there must be a less primitive way of making big changes in the store than pushing vast numbers of words back and forth through the von Neumann bottleneck."

## Load-store ("von Neumann")

$$x = a + b$$



Energy per instruction: 70pJ



**Very Low**

st r1, x r2

Memory


a b

## Static Dataflow ("non von Neumann")

$$y = (a+b)*(c+d)$$




Energy per operation: 1-3pJ



Control Locality


# Single Instruction Multiple Data/Threads (SIMD - Vector CPU, SIMT - GPU)



45nm, 0.9 V [1]  
Random Access SRAM:  
8 kB: 10 pJ  
32 kB: 20 pJ

Control Locality


**High Performance Computing really  
became a data management challenge**





# Data movement will dominate everything!

## Hierarchical Power Costs

Data movement is the dominant power cost



## Communication Dominates Arithmetic



DOI:10.1145/1941487.1941507

**Energy efficiency is the new fundamental limiter of processor performance, way beyond numbers of processors.**


BY SHEKHAR BORKAR AND ANDREW A. CHIEN

# The Future of Microprocessors

- “In future microprocessors, the energy expended for data movement will have a critical effect on achievable performance.”
- “... movement consumes almost 58 watts with hardly any energy budget left for computation.”
- “...the cost of data movement starts to dominate.”
- “...data movement over these networks must be limited to conserve energy...”
- the phrase “**data movement**” appears **18 times on 11 pages** (usually in concerning contexts)!
- “Efficient data orchestration will increasingly be critical, evolving to more efficient memory hierarchies and new types of interconnect tailored for locality and that **depend on sophisticated software to place computation and data so as to minimize data movement.**”


# “Sophisticated software”: How do we program today?

- Well, to a good approximation how we programmed yesterday
  - Or last year?
  - Or four decades ago?
- Control-centric programming
  - Worry about operation counts (flop/s is **the metric**, isn't it?)
  - Data movement is at best implicit (or invisible/ignored)
- Legion [1] is taking a good direction towards data-centric
  - Tasking relies on data placement but not really dependencies (not visible to tool-chain)
  - But it is still control-centric in the tasks – not (performance) portable between devices!
- Let's go a step further towards an explicitly data-centric viewpoint
  - For performance engineers at least!




Backus '77: "*The assignment statement is the von Neumann bottleneck of programming languages and keeps us thinking in word-at-a-time terms in much the same way the computer's bottleneck does.*"


# Scientific Software Engineering in the 21<sup>st</sup> century – Performance Portability




# Parametric Dataflow Graphs (SDFGs)





## Data-Parallelism in Parametric Dataflow Graphs (SDFGs)




# Data-Parallelism in Parametric Dataflow Graphs (SDFGs)




# States in Parametric Dataflow Graphs (SDFGs)



# States in Parametric Dataflow Graphs (SDFGs)



# First Example: 2D Stencil



## Second Example: MatMul

```
@dace.program
def gemm(A, B, C):
    # Transient variable
    tmp = dace.define_local([M, N, K], dtype=A.dtype)


    @dace.map
    def multiplication(i: _[0:M], j: _[0:N], k: _[0:K]):
        in_A << A[i,k]
        in_B << B[k,j]
        out >> tmp[i,j,k]

        out = in_A * in_B

    dace.reduce(lambda a, b: a + b, tmp, C, axis=2)
```

DaCe-Python  
Explicit (minimal)  
side-effect code

$N^3$  size dataflow temporary!




## Second Example: MatMul

```
@dace.program
def gemm(A, B, C):
    # Transient variable
    tmp = dace.define_local([M, N, K], dtype=A.dtype)

    @dace.map
    def multiplication(i: _[0:M], j: _[0:N], k: _[0:K]):
        in_A << A[i,k]
        in_B << B[k,j]
        out >> tmp[i,j,k]

        out = in_A * in_B


    dace.reduce(lambda a, b: a + b, tmp, C, axis=2)
```



# Parametric Dataflow Graphs - Concepts

## Data Containers

- Store volatile (buffers, queues, RAM) and nonvolatile (files, I/O) information
- Can be sources or sinks of data




## Computation

- Stateless functions that perform computations at any granularity
- Data access only through ports




## Data Movement / Dependencies

- Data flowing between containers and tasklets/ports
- Implemented as access, copies, streaming, ...



## Parallelism and States

- Map scopes provide parallelism
- States constrain parallelism outside of dataflow



# DIODE User Interface (moving into vscode)

The screenshot shows the DIODE User Interface with five main panels:

- Source Code:** Displays the original Python code for a matrix multiplication and reduction operation.
- Transformations:** Shows a complex directed acyclic graph (DAG) representing the intermediate transformations applied to the source code, including various optimization steps like Map Reduce Fusion, Block Detection, and Strip Mining.
- SDFG (malleable):** Displays the Stateful Dataflow Multigraph (SDFG) for the tasklet multiplication, showing data flow between nodes A, B, and C.
- Generated Code:** Shows the generated C++ code for the tasklet multiplication, including OpenMP parallel loops and memory access patterns.
- Performance:** A bar chart showing runtime in seconds for five different variants (0 to 4) of the tasklet execution order.

**Source Code:**

```
15 @dapp.program(dapp.float64[M,N], dapp.float64[N,K], da
16 def gemm(A, B, C):
17     # Transient variable
18     tmp = dapp.define_local([M, K, N], dtype=A.dtype)
19
20     @dapp.map(_[0:M, 0:K, 0:N])
21     def multiplication(i, j, k):
22         in_A <- A[i, k]
23         in_B <- B[j, k]
24         out >- tmp[i, j, k]
25
26         out = in_A * in_B
27
28     @dapp.reduce(tmp, C, axis=2, identity=0)
29     def sum(a,b):
30         return a+b
```



**Generated Code:**

```
#pragma omp parallel for
13 for (auto i = 0; i < M; i += 1) {
14     for (auto j = 0; j < K; j += 1) {
15         for (auto k = 0; k < N; k += 1) {
16             {
17                 auto __in_A = dapp::ArrayView<double, 0, 1, 1>(A + i*N + k);
18                 dapp::vec<double, 1> in_A = __in_A;
19                 __in_A = dapp::vec<double, 1>{0};
20                 __in_A += in_A;
21
22                 auto __out = dapp::ArrayView<double, 0, 1, 1>(C + i*K + j);
23                 dapp::vec<double, 1> out;
24
25                 /////////////////////
26                 // Tasklet code (multiplication)
27                 out = (in_A * in_B);
28                 /////////////////////
```

**Transformations:**



**SDFG (malleable):**

# Performance for matrix multiplication on x86





SDFG

# Performance for matrix multiplication on x86





SDFG

# Performance for matrix multiplication on x86





SDFG

# Performance for matrix multiplication on x86





BlockTiling (39 SLOC)  
LoopReorder (27 SLOC)  
MapReduceFusion (27 SLOC)

# Performance for matrix multiplication on x86



# Performance for matrix multiplication on x86





## LocalStorage (50 SLOC)

## RegisterTiling (47 SLOC)

BlockTiling (39 SLOC)  
LoopReorder (27 SLOC)  
MapReduceFusion (27 SLOC)

# Performance for matrix multiplication on x86



PromoteTransient (51 SLOC)

LocalStorage (50 SLOC)

RegisterTiling (47 SLOC)


BlockTiling (39 SLOC)

LoopReorder (27 SLOC)

MapReduceFusion (27 SLOC)

# Performance for matrix multiplication on x86

With more tuning: 98.6% of MKL for specific inputs (587 SLOC)



# Code Generation for Load/Store Architectures

- **Recursive code generation (C++, CUDA)**
  - **Control flow:** Construct detection and gotos

- **Parallelism**
  - **Multi-core CPU:** OpenMP, atomics, and threads
  - **GPU:** CUDA kernels and streams
  - Connected components run concurrently

- **Memory and interaction with accelerators**
  - Array-array edges create intra-/inter-device copies
  - Memory access validation on compilation
  - Automatic CPU SDFG to GPU transformation
- **Tasklet code immutable**

Iteration space (map)

```
void _program_gemm(int sym_0, int sym_1, int sym_2, double * _result, double * A, double * B, double * C, int tile_k, int tile_i, int tile_j, int regtile_i, int regtile_j, int in_A, int in_B, int out) {  
    // State s0  
    for (int tile_k = 0; tile_k < sym_2; tile_k += 128) {  
        #pragma omp parallel for  
        for (int tile_i = 0; tile_i < sym_0; tile_i += 64) {  
            for (int tile_j = 0; tile_j < sym_1; tile_j += 240) {  
                for (int regtile_j = 0; regtile_j < (min(240, sym_1) - tile_j); regtile_j += 32) {  
                    for (int regtile_i = 0; regtile_i < (min(64, sym_0) - tile_i); regtile_i += 4) {  
                        vec<double, 4> local_B_s0_0[128 * 3];  
                        Global2Stack_2D_FixedWidth<double, 4, 3>(&B[tile_k * 128 * 3 + tile_i * 64 * 3 + tile_j * 240 * 4 + regtile_j * 32 * 4 + regtile_i * 4], local_B_s0_0);  
                    }  
                }  
            }  
        }  
    }  
}
```



Allocation (containers)

```
for (int regtile_i = 0; regtile_i < (min(64, sym_0) - tile_i); regtile_i += 4) {  
    vec<double, 4> regtile_C_s0_1[4 * 3];  
    for (int i = 0; i < 4; i += 1) {  
        for (int j = 0; j < 3; j += 1) {  
            double in_A = A[(i + regtile_i + tile_k) * 128 * 3 + tile_j * 240 * 4 + regtile_j * 32 * 4 + regtile_i * 4 + i * 3 + j];  
            vec<double, 4> in_B = local_B_s0_0[regtile_i * 4 * 3 + regtile_j * 32 * 4 + regtile_i * 4 + i * 3 + j];  
            // Tasklet code (mult)  
            auto out = (in_A * in_B);  
            regtile_C_s0_1[i * 3 + j] = out;  
        }  
    }  
}  
for (int k = 1; k < (min(128, sym_2) - tile_k); k += 128) {  
    #pragma omp parallel for  
    for (int i = 0; i < 64; i += 1) {  
        for (int j = 0; j < 3; j += 1) {  
            double in_A = A[(i + regtile_i + tile_k + k) * 128 * 3 + tile_j * 240 * 4 + regtile_j * 32 * 4 + regtile_i * 4 + i * 3 + j];  
            vec<double, 4> in_B = local_B_s0_0[regtile_i * 4 * 3 + regtile_j * 32 * 4 + regtile_i * 4 + i * 3 + j];  
            // Tasklet code (mult)  
            auto out = (in_A * in_B);  
            regtile_C_s0_1[i * 3 + j] = out;  
        }  
    }  
}
```

Tasklet (unmodified)

# Code Generation for Pipelined Architectures

- **Module generation with HDL and HLS**
  - Integration with Xilinx SDAccel or OpenCL (RTL in development)
  - Nested SDFGs become FPGA state machines
- **Parallelism**
  - Exploiting temporal locality: Pipelines
  - Exploiting spatial locality: Vectorization, replication
- **Replication**
  - Enables parametric systolic array generation
- **Memory access**
  - Burst memory access, vectorization
  - Streams for inter-PE communication



# Performance (Portability) Evaluation

## ■ Three platforms:

- Intel Xeon E5-2650 v4 CPU (2.20 GHz, no HT)
- Tesla P100 GPU
- Xilinx VCU1525 hosting an XCVU9P FPGA

## ■ Compilers and frameworks:

### ■ Compilers:

*GCC 8.2.0*

*Clang 6.0*

*icc 18.0.3*

### ■ Polyhedral optimizing compilers:

*Polly 6.0*

*Pluto 0.11.4*

*PPCG 0.8*

### ■ GPU and FPGA compilers:

*CUDA nvcc 9.2*

*Xilinx SDAccel 2018.2*

### ■ Frameworks and optimized libraries:

*HPX*

*Halide*

*Intel MKL*


*NVIDIA CUBLAS, CUSPARSE, CUTLASS*

*NVIDIA CUB*





# Performance Evaluation: Fundamental Kernels (CPU)

- **Database Query:** roughly 50% of a 67,108,864 column
- **Matrix Multiplication (MM):** 2048x2048x2048
- **Histogram:** 8192x8192
- **Jacobi stencil:** 2048x2048 for T=1024
- **Sparse Matrix-Vector Multiplication (SpMV):** 8192x8192 CSR matrix (nnz=33,554,432)




# Performance Evaluation: Fundamental Kernels (GPU, FPGA)

**GPU****FPGA**


# Performance Evaluation: Polybench (CPU)

- Polyhedral benchmark with 30 applications
- Without any transformations, achieves 1.43x (geometric mean) over general-purpose compilers




# Performance Evaluation: Polybench (GPU, FPGA)

- Automatically transformed from CPU code



## GPU

(1.12x geomean speedup)





## FPGA

The first full set of placed-and-routed Polybench


# Case Study: Parallel Breadth-First Search

- Compared with Galois and Gluon
  - State-of-the-art graph processing frameworks on CPU
- Graphs:
  - Road maps: USA, OSM-Europe
  - Social networks: Twitter, LiveJournal



Performance portability – fine, but who cares about microbenchmarks?



# Remember: Scientific Software Engineering in the 21<sup>st</sup> century



# Next-Generation Transistors need to be cooler – addressing self-heating



# Quantum Transport Simulations with OMEN

- OMEN Code (Luisier et al., **Gordon Bell award finalist 2011 and 2015**)
  - 90k SLOC, C, C++, CUDA, MPI, OpenMP, ...

**NEGF SSE**  $\Sigma[G(E + \hbar\omega, k_z - q_z) D(\omega, q_z)](E, k_z)$

**Electrons**  $G(E, k_z)$

$$(E \cdot S - H - \Sigma^R) \cdot G^R = I$$
$$G^< = G^R \cdot \Sigma^< \cdot G^A$$


**Phonons**  $D(\omega, q_z)$

$$(\omega^2 - \Phi - \Pi^R) \cdot D^R = I$$
$$D^< = D^R \cdot \Pi^< \cdot D^A$$


**GF**

**SSE**  $\Pi[G(E, k_z) G(E + \hbar\omega, k_z + q_z)](\omega, q_z)$


## OMEN



# All of OMEN (90k SLOC) in a single SDFG – (collapsed) tasklets contain more SDFGs




# Zooming into SSE (large share of the runtime)



Natural Loop  
Tiling

DaCe  
Transform

Between 100-250x less communication at scale! (from PB to TB)



# Additional interesting performance insights

Python is slow! Ok, we knew that – but compiled can be fast!



Variant	Phase					
	GF			SSE		
	Tflop	Time [s]	% Peak	Tflop	Time [s]	% Peak
OMEN	174.0	144.14	23.2%	63.6	965.45	1.3%
Python	174.0	1,342.77	2.5%	63.6	30,560.13	0.2%
DaCe	174.0	<b>111.25</b>	<b>30.1%</b>	31.8	<b>29.93</b>	<b>20.4%</b>

Piz Daint single node (P100)


cuBLAS can be very inefficient (well, unless you floptimize)

GPU	cuBLAS			DaCe (SBSMM)		
	Gflop	Time	% Peak (Useful)	Gflop	Time	% Peak
P100	27.42	6.73 ms	86.6% (6.1%)	1.92	4.03 ms	10.1%
V100	27.42	4.62 ms	84.8% (5.9%)	1.92	0.97 ms	28.3%

Basic operation in SSE (many very small MMMs)




# An example of fine-grained data-centric optimization (i.e., how to vectorize)



# 10,240 atoms on 27,360 V100 GPUs (full-scale Summit)

- 56 Pflop/s with I/O (28% peak)



Variant	$N_a$	Time [s]	Time/Atom [s]	Speedup
OMEN	1,064	4695.70	4.413	1.0x
DaCe	10,240	489.83	0.048	92.3x

$$P = 6,840, N_b = 34, N_{orb} = 12, N_E = 1,220, N_\omega = 70.$$

Communication time reduced by 417x on Piz Daint!

Volume on full-scale Summit from 12 PB/iter → 87 TB/iter

Already ~100x speedup on 25% of Summit – the original OMEN does not scale further!








# Gordon Bell Prize 2019 – High Performance on Top-1 Machine

- `pip install dace`
- **Gordon Bell Award 2019**
  - Quantum Nano Transport simulation  
*Design of future micro-processors*
- **Now working on large-scale:**
  - Deep Learning (transformers)
  - Climate (COSMO, icon, fv3)
  - Green's functions solvers
  - ... your project?




<http://spcl.inf.ethz.ch/DAPP>

# Overview and wrap-up




This project has received funding from the European Research Council (ERC) under grant agreement "DAPP (PI: T. Hoefler)".

# Optimizing Transformer Deep Neural Networks



# Back to our first example – Laplace in DaCe Python

```
@dace.program
def Laplace(A: dace.float64[2,N],
            T: dace.uint32):
    for t in range(T):
        for i in dace.map[1:N-1]:
            # Data dependencies
            in_l << A[t%2, i-1]
            in_c << A[t%2, i]
            in_r << A[t%2, i+1]
            out >> A[(t+1)%2, i]
            # Computation
            out = in_l - 2*in_c + in_r
```



$\text{var} \ll A(1, \text{WCR})[0:N]$

Local variable name      Data      Conflict Resolution      Location/Range

Direction (<<, >>)      Number of accesses