




Towards scalable RDMA locking on a NIC



TORSTEN HOEFLER

with support of Patrick Schmid, Maciej Besta, Salvatore di Girolamo @ SPCL
presented at HP Labs, Palo Alto, CA, USA





NEED FOR EFFICIENT LARGE-SCALE SYNCHRONIZATION





LOCKS




Intuitive semantics




Various performance penalties

An example structure





LOCKS: CHALLENGES



LOCKS: CHALLENGES



We need intra- and
inter-node topology-
awareness



We need to cover
arbitrary topologies



LOCKS: CHALLENGES



We need to distinguish between readers and writers

Reader

Writer

Reader

Reader


! We need flexible performance for both types of processes



What will we use in the design?

WHAT WE WILL USE


MCS Locks





WHAT WE WILL USE

Reader-Writer Locks





How to manage the
design complexity?




How to ensure tunable
performance?



What mechanism to use
for efficient
implementation?


REMOTE MEMORY ACCESS (RMA) PROGRAMMING





REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks support RDMA





How to manage the
design complexity?



How to ensure tunable
performance?



What mechanism to use
for efficient
implementation?



How to manage the design complexity?






Each element has its own distributed MCS queue (DQ) of writers



Readers and writers synchronize with a distributed counter (DC)



Modular design





How to ensure tunable performance?

R1
...
R2 R9






!

A tradeoff parameter for every structure



!

DT: a parameter for the throughput of readers vs writers



!

Each DQ: fairness vs throughput of writers

!

DC: a parameter for the latency of readers vs writers

DISTRIBUTED MCS QUEUES (DQs)



Throughput vs Fairness



Larger $T_{L,i}$: more throughput at level i.
Smaller $T_{L,i}$: more fairness at level i.

 $T_{L,3}$ 

Each DQ: The maximum number of lock passings within a DQ at level i, before it is passed to another DQ at i.

 $T_{L,i}$ $T_{L,2}$  $T_{L,2}$  $T_{L,1}$  $T_{L,1}$  $T_{L,1}$  $T_{L,1}$ 




DISTRIBUTED TREE OF QUEUES (DT)

Throughput of readers vs writers



DT: The maximum number of consecutive lock passings within readers (T_R).



DISTRIBUTED COUNTER (DC)

Latency of readers vs writers

DC: every k th compute node hosts a partial counter, all of which constitute the DC.

$$k = T_{DC}$$



A writer holds
the lock



b|x|y

Readers that
arrived at the CS


Readers that
left the CS

$$T_{DC} = 1$$

$$T_{DC} = 2$$




THE SPACE OF DESIGNS



LOCK ACQUIRE BY READERS




A lightweight acquire protocol for readers: only one atomic fetch-and-add (FAA) operation






LOCK ACQUIRE BY WRITERS



EVALUATION

- CSCS Piz Daint (Cray XC30)
- 5272 compute nodes
- 8 cores per node
- 169TB memory





EVALUATION CONSIDERED BENCHMARKS

The latency
benchmark

DHT

Distributed
hashtable
evaluation

Throughput
benchmarks:

- Empty-critical-section
- Single-operation
- Wait-after-release
- Workload-critical-section



EVALUATION


DISTRIBUTED COUNTER ANALYSIS

0|9|7

0|3|1

0|12|8

Throughput, 2% writers
Single-operation benchmark






EVALUATION

READER THRESHOLD ANALYSIS


Throughput, 0.2% writers,
Empty-critical-section benchmark





EVALUATION


COMPARISON TO THE STATE-OF-THE-ART





EVALUATION

COMPARISON TO THE STATE-OF-THE-ART







EVALUATION

DISTRIBUTED HASHTABLE

20% writers




10% writers




EVALUATION DISTRIBUTED HASHTABLE













2% of writers



0% of writers






OTHER ANALYSES






But why stop at RDMA -- A brief history







Performance Model




```
P0{
    L0: recv m1 from P1;
    L1: send m2 to P1;
}
```

```
P1{
    L0: recv m1 from P1;
    L1: send m2 to P1;
    L0 -> L1
}
```

Fully Offloaded Collectives

Collective communication: A communication that involves a group of processes

Non-blocking collective: Once initiated the operation may progress independently of any computation or other communication at participating processes





Fully Offloaded Collectives

Collective communication: A communication that involves a group of processes

Non-blocking collective: Once initiated the operation may progress independently of any computation or other communication at participating processes

P0

Fully Offloading:

1. *No synchronization* is required in order to start the collective operation
2. Once a collective operation is started, *no further CPU intervention* is required in order to progress or complete it.


P7





A Case Study: Portals 4

- Based on the one-sided communication model
- Matching/Non-Matching semantics can be adopted





A Case Study: Portals 4

Communication primitives

- Put/Get operations are natively supported by Portals 4
- One-sided + matching semantic



Atomic operations

- Operands are the data specified by the MD at the initiator and by the ME at the target
- Available operators: *min, max, sum, prod, swap, and, or, ...*



Counters

- Associated with MDs or MEs
- Count specific events (e.g., operation completion)



Triggered operations

- Put/Get/Atomic associated with a counter
- Executed when the associated counter reaches the specified threshold

FFlib: An Example

Proof of concept library implemented on top of Portals 4

```
ff_schedule_h sched = ff_schedule_create(...);


ff_op_h r1 = ff_op_create_recv(tmp + blocksize, blocksize, child1, tag);
ff_op_h r2 = ff_op_create_recv(tmp + 2*blocksize, blocksize, child2, tag);

ff_op_h c1 = ff_op_create_computation(rbuff, blocksize, tmp + blocksize, blocksize, operator, datatype, tag)
ff_op_h c2 = ff_op_create_computation(rbuff, blocksize, tmp + 2*blocksize, blocksize, operator, datatype, tag)

ff_op_h s = ff_op_create_send(rbuff, blocksize, parent, tag)
```

```
ff_op_sb(r1, c1)
ff_op_sb(r2, c2)
ff_op_sb(c1, s)
ff_op_sb(c2, s)
```

```
ff_schedule_add(sched, r1)
ff_schedule_add(sched, r2)
ff_schedule_add(sched, c1)
ff_schedule_add(sched, c2)
ff_schedule_add(sched, s)
```



Experimental Results

Target machine: Curie

5,040 nodes

2 eight-core Intel Sandy Bridge processors



Full fat-tree Infiniband QDR

OMPI/P4: Open MPI 1.8.4 + Portals 4 RL

FFLIB: proof of concept library

More about FFLIB at : http://spcl.inf.ethz.ch/Research/Parallel_Programming/FFlib/

Experimental Results: Latency/Overhead



Target machine: Curie

5,040 nodes



2 eight-core Intel Sandy Bridge processors

Full fat-tree Infiniband QDR

OMPI/P4: Open MPI 1.8.4 + Portals 4 RL
FFLIB: proof of concept library

More about FFLIB at : http://spcl.inf.ethz.ch/Research/Parallel_Programming/FFlib/

Experimental Results: Latency/Overhead



Target machine: Curie

5,040 nodes

2 eight-core Intel Sandy Bridge processors

Full fat-tree Infiniband QDR

OMPI/P4: Open MPI 1.8.4 + Portals 4 RL
FFLIB: proof of concept library

More about FFLIB at : http://spcl.inf.ethz.ch/Research/Parallel_Programming/FFlib/

Experimental Results: Micro-Benchmarks

3DFFT

PGMRES

Target machine: Curie

5,040 nodes

2 eight-core Intel Sandy Bridge processors

Full fat-tree Infiniband QDR

OMPI/P4: Open MPI 1.8.4 + Portals 4 RL



FFLIB: proof of concept library

More about FFLIB at : http://spcl.inf.ethz.ch/Research/Parallel_Programming/FFlib/



Simulations

- **Why?** To study offloaded collectives at large scale
- **How?** Extending the LogGOPSim to simulate Portals 4 functionalities





	L	o	g	G	m
P4-SW	$5\mu s$	$6\mu s$	$6\mu s$	$0.4ns$	$0.9ns$
P4-HW	$2.7\mu s$	$1.2\mu s$	$0.5\mu s$	$0.4ns$	$0.3ns$ [4]

[3] T. Hoefer, T. Schneider, A. Lumsdaine. "LogGOPSim - Simulating Large-Scale Applications in the LogGOPSim Model", In Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing (HPDC '10). ACM, 2010.

[4] Underwood et al., "Enabling Flexible Collective Communication Offload with Triggered Operations", IEEE 19th Annual Symposium on High Performance Interconnects (HOTI '11). IEEE, 2011.



Abstract Machine Model




Offloading Collectives




Solo Collectives





Mapping to Portals 4



FFlib





Result S







CONCLUSIONS




Modular design
correct

Thank you for your attention



Improves latency and
throughput over state-of-the-art



Enables high-performance
distributed hashtabled