




TORSTEN HOEFLER


Remote Memory Access Programming - Tools and Fault Tolerance





Model-based Performance Engineering

- My dream: provably optimal performance (time and energy)
 - From problem to machine code




- A philosophy for system and application design
 - At different levels of course



State of the Art – Parallel Programming


Message Passing (MPI-1)

- De-facto programming model




Coherent Shared Memory

- Hardware support ☺
 - Very very hard to optimize [1]



Requirements for a new low-level programming model



1. Messaging needs 100% hardware support (offload) – it's simple after all!
 2. Minimal overheads (**tiny**) layer between user and hardware
 3. Offer a simple abstract performance model (e.g., LogGP)





MPI-3.0 RMA


- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA





MPI-3.0 RMA


- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA





MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA



Random datacenter picture
copyrighted by Reuters (yes, they
go after academics with claims for
10 year old images)








MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA
- Communication is „one sided“ (no involvement of destination)
- RMA decouples communication & synchronization
 - Different from message passing


Random datacenter picture
copyrighted by Reuters (yes, they
go after academics with claims for
10 year old images)




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW



MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode




Fence




Post/Start/
Complete/Wait

- Active process
- Passive process
- Synchronization
- ← Communication

Passive Target Mode




Lock




Lock All

MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode




Fence




Post/Start/
Complete/Wait

- Active process
 - Passive process
- ↔ Synchron-
ization
- ← Communi-
cation

Passive Target Mode




Lock




Lock All

MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode




Fence




Post/Start/
Complete/Wait

- Active process
- Passive process
- Synchronization
- ← Communication

Passive Target Mode




Lock




Lock All

MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode




Fence




Post/Start/
Complete/Wait

- Active process
 - Passive process
- ↔ Synchron-
ization
- ← Communi-
cation

Passive Target Mode




Lock




Lock All

MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode




Fence




Post/Start/
Complete/Wait

- Active process
- Passive process
- Synchronization
- ← Communication

Passive Target Mode



Lock



Lock All



SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM, a portable Linux kernel module

Scalable Parallel Computing Lab

foMPI: A Fast One-Sided MPI-3.0 Implementation

Motivation

Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities of the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g., it avoids additional copies of eager messages
3. latency by removing the need for receiver buffering

The MPI-3.0 norm set out to define a portable library interface to RMA programming. This new interface in MPI-3.0 extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.


Implementation

We introduce our implementation foMPI (fast one-sided MPI), a fully functional MPI-3.0 RMA

Tweets

Torsten Hoefler @tboehler 3 Nov Interested in modern HPC programming? Check out my Advanced MPI tutorial @SuperComputing11 http://inf.ethz.ch/blogs/tboehler MPI-2.2, MPI-3 and more! Retweeted by SPCL@ETH


SPCL@ETH @spcl_eth 27 Oct Congratulations to Bjoern to his new work on pattern-specific routing on fat trees that will increase I/O



SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM, a portable Linux kernel module

Scalable Parallel Computing Lab



The screenshot shows the Scalable Parallel Computing Lab website with the foMPI project page. The page title is "foMPI: A Fast One-Sided MPI-3.0 Implementation". It includes sections for Motivation, Implementation, and a Twitter feed from Torsten Hoefler.

Motivation
Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities of the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g., it avoids additional copies of eager messages
3. space by removing the need for receiver buffering


The MPI-3.0 norm set out to define a portable library interface to RMA programming. This new interface in MPI-3.0 extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.

Implementation
We introduce our implementation foMPI (fast one-sided MPI), a fully functional MPI-3.0 RMA

Tweets

Torsten Hoefler 3 Nov Interested in modern HPC programming? Check out my Advanced MPI tutorial @SuperComputing11 http://inf.ethz.ch/blogs/tph/MPI-2.2_MPI-3.0_and_more! Retweeted by SPCL@ETHZ


SPCL@ETHZ 27 Oct Congratulations to Bjoern to his new work on pattern-specific routing on fat trees that will revolutionize ICN!




SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM: a portable Linux kernel module

Scalable Parallel Computing Lab




The screenshot shows the website for the Scalable Parallel Computing Lab at ETH Zurich. The main navigation menu includes Home, People, Jobs, Thesis Topics, Publications, Research, Parallel Programming, Compiler, NB Collectives, MPI Datatypes, MPI Topologies, IsMPI, cDAG, Performance, Scalable Networking, Teaching, and Contact. The current page is 'foMPI: A Fast One-Sided MPI-3.0 Implementation'. It features a section titled 'Motivation' with a tweet from Torsten Hoefer (@tboefler) about interest in modern HPC programming. Below this is a 'Implementation' section with a note about introducing foMPI, a fast one-sided MPI, a fully functional MPI-3.0 RMA.






PERFORMANCE INTER-NODE: LATENCY

Put Inter-Node






Get Inter-Node




PERFORMANCE INTRA-NODE: LATENCY



Put/Get Intra-Node





PERFORMANCE: MESSAGE RATE



Inter-Node




Intra-Node




PART 3: SYNCHRONIZATION

Active Target Mode




Fence


Post/Start/
Complete/Wait

- Active process
 - Passive process
-  Synchron-
 ization
-  Communi-
cation

Passive Target Mode



Lock




Lock All

FLUSH SYNCHRONIZATION

- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only **78 x86** CPU instructions to the critical path


Time bound	$\mathcal{O}(1)$
Memory bound	$\mathcal{O}(1)$



FLUSH SYNCHRONIZATION

- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only **78 x86** CPU instructions to the critical path

Time bound	$\mathcal{O}(1)$
Memory bound	$\mathcal{O}(1)$



PERFORMANCE


- Evaluation on Blue Waters System
 - 22,640 computing Cray XE6 nodes
 - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One nearly full-scale run ☺



PERFORMANCE: APPLICATIONS


Annotations represent performance gain of foMPI over Cray MPI-1.

NAS 3D FFT [1] Performance



scale
to 65k procs

MILC [2] Application Execution Time



scale
to 512k procs

[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09


[2] Shan et al. Accelerating applications at scale using one-sided communication. PGAS'12

INTERMEZZO CONCLUSIONS


Requirements for a new low-level programming model

1. Messaging needs 100% hardware support (offload) – it's simple after all!
2. Minimal overheads (**tiny**) layer between user and hardware
3. Offer a simple abstract performance model (e.g., LogGP)

1) Messaging needs hardware support




3) Simple performance model



2) Minimal overheads

1. Only 78 x86 CPU instructions for optimal collective operation




WHAT ARE THE CHALLENGES?

- RMA is supported by many HPC libraries and languages



FAULT TOLERANCE + RMA




15.8h of MTBF (for nodes)
for TSUBAME2.0

FAULT TOLERANCE + RMA

- Fault tolerance is well studied for message passing
 - Scarce research exists for fault tolerance for RMA
 - Most mechanisms from MP are not applicable
 - Applicable schemes (e.g., simple checkpointing) may be highly inefficient


Message Passing

Coordinated Checkpointing (CC)





Uncoordinated checkpointing and message logging (UC)

RMA




OVERVIEW


MP vs. RMA



Generic model




CC in RMA




„Gsync“
Scheme

UC in RMA




Checkpointing

Recovery in RMA



Extended RMA semantics




Theory


THEOREM 4.2. *The recovery algorithm 2 preserves the $\xrightarrow{\text{cohb}}$ order (referred to as the gsync order).*

Deadlock freedom
Correct recovery

Holistic fault-tolerance library




Checkpoints
on demand




Performance

Design and
optimizations


Optimum
CC intervals




CC in RMA



„Gsync“
Scheme



„Locks“
Scheme



Logging

Topology-awareness


$$\langle \mathcal{P}, \mathcal{E}, \mathcal{S}, \mathcal{H}, \mathcal{G}, \xrightarrow{\text{po}}, \xrightarrow{\text{so}}, \xrightarrow{\text{hb}}, \xrightarrow{\text{co}}, \mathcal{M} \rangle$$

Model extensions

Decreasing
failure prob.




Distribution of
processes




$$\frac{D_j \cdot |G| \cdot \binom{H_j - 2}{x_j - 2}}{\binom{H_j}{x_j}}.$$

OVERVIEW

MP vs. RMA



Coord.
checkpt. (CC)



Uncoord.
checkpt.
and
logging (UC)

Generic model

$$\mathcal{D} = \langle \mathcal{P}, \mathcal{E}, \mathcal{S}, \dots \rangle, \quad hb \rightarrow, co \rightarrow$$

$$a \xrightarrow{coh} \equiv a \xrightarrow{co} b \wedge a \xrightarrow{hb} b$$

$$po \rightarrow, so \rightarrow$$




PUT($p \Rightarrow q$)
GET($p \Leftarrow q$)

CC in RMA




„Gsync“
Scheme

Recovery in RMA



Basic scheme

Extended RMA semantics



Theory

THEOREM 4.2. The \xrightarrow{coh} algorithm 2 preserves the \xrightarrow{co} orferred to as the gsync order).



Deadlock freedom
Correct recovery

Holistic fault-tolerance library



Design and
optimizations

Checkpoints
on demand




Optimum
CC intervals



Performance

UC in RMA

Checkpointing



Logging




„Locks“
Scheme

Topology-awareness


$$\langle \mathcal{P}, \mathcal{E}, \mathcal{S}, \mathcal{H}, \mathcal{G}, \xrightarrow{po}, \xrightarrow{so}, \xrightarrow{hb}, \xrightarrow{co}, \mathcal{M} \rangle$$

Model extensions

Decreasing
failure prob.




Distribution of
processes




$$D_j \cdot \binom{|G|}{2} \cdot \binom{H_j - 2}{x_j - 2} \cdot \binom{H_j}{x_j}.$$


COORDINATED CHECKPOINTING (MP)



COORDINATED CHECKPOINTING (MP)



COORDINATED CHECKPOINTING (RMA)






CONTRIBUTIONS


MP vs. RMA



Generic model



CC in RMA




„Gsync“ Scheme




„Locks“ Scheme

Recovery in RMA



Extended RMA semantics




Theory

THEOREM 4.2. *The recover algorithm 2 preserves the $\xrightarrow{\text{cohb}}$ order (orferred to as the gsync order).*

Deadlock freedom
Correct recovery


UC in RMA



Holistic fault-tolerance library



Checkpoints on demand



Performance

Design and optimizations

Optimum CC intervals




Extending the Protocols for more Resilience

- Step 2: Topology-aware distribution of groups:
 - For example, apply topology-awareness at the level of blades... and nodes




Distribution of processes

Decreasing failure prob.




$$\frac{D_j \cdot \binom{|G|}{2} \cdot \binom{H_j-2}{x_j-2}}{\binom{H_j}{x_j}}.$$

RMA: EPOCHS




RMA: EPOCHS



RMA: THE CONSISTENCY ORDER $\xrightarrow{\text{co}}$

For recovery, a process has to replay actions in the correct $\xrightarrow{\text{co}}$ order!

For this,
we use **epoch counters (EC)**





$$\text{B put} \xrightarrow{\text{co}} \text{C put}$$

$$\text{get E} \parallel_{\text{co}} \text{get F}$$




CONTRIBUTIONS

MP vs. RMA



Uncoord.
checkpt.
and
logging (UC)

Generic model




CC in RMA




„Gsync“
Scheme

UC in RMA




Checkpointing

Recovery in RMA



Extended RMA semantics



Theory

THEOREM 4.2. *The \xrightarrow{coh} algorithm 2 preserves the \xrightarrow{coh} order (orferred to as the gsync order).*

Deadlock freedom
Correct recovery

Topology-awareness



„Locks“
Scheme

Model extensions

$$\langle \mathcal{P}, \mathcal{E}, \mathcal{S}, \mathcal{H}, \mathcal{G}, \xrightarrow{po}, \xrightarrow{so}, \xrightarrow{hb}, \xrightarrow{co}, \mathcal{M} \rangle$$


Model extensions

Decreasing failure prob.

Holistic fault-tolerance library



Checkpoints on demand




Performance

Design and optimizations

Optimum CC intervals




Distribution of processes




$$\frac{D_j \cdot \binom{|G|}{2} \cdot \binom{H_j - 2}{x_j - 2}}{\binom{H_j}{x_j}}.$$


UNCOORDINATED CHECKPOINTING (MP)



RMA: LOGGING PUTS

$$a = \langle \text{src}, \text{trg}, \dots, \text{data} \rangle$$
$$\#a = \langle \text{src}, \text{trg}, \dots \rangle$$





RMA: LOGGING GETS

$$a = \langle \text{src}, \text{trg}, \dots, \text{data} \rangle$$
$$\#a = \langle \text{src}, \text{trg}, \dots \rangle$$


RMA: LOGGING GETS

$$a = \langle \text{src}, \text{trg}, \dots, \text{data} \rangle$$
$$\#a = \langle \text{src}, \text{trg}, \dots \rangle$$

Data is not valid
yet valid






CONTRIBUTIONS


MP vs. RMA



Generic model



CC in RMA



„Gsync“ Scheme




„Locks“ Scheme

Topology-awareness

$$\langle \mathcal{P}, \mathcal{E}, \mathcal{S}, \mathcal{H}, \mathcal{G}, \xrightarrow{po}, \xrightarrow{so}, \xrightarrow{hb}, \xrightarrow{co}, \mathcal{M} \rangle$$

Model extensions


Decreasing failure prob.




$$\frac{D_j \cdot \binom{|G|}{2} \cdot \binom{H_j - 2}{x_j - 2}}{\binom{H_j}{x_j}}.$$

Distribution of processes

Recovery in RMA



Extended RMA semantics



Theory


THEOREM 4.2. *The \xrightarrow{coh} algorithm 2 preserves the \xrightarrow{coh} order (orferred to as the gsync order).*

Deadlock freedom
Correct recovery

Holistic fault-tolerance library



Checkpoints on demand



Design and optimizations

Optimum CC intervals




Performance




TOPOLOGY-AWARENESS FOR INCREASING RESILIENCE

- Today's supercomputers have a hierarchical layout
- A single hardware crash may kill multiple processes...
- ...protocols will not work and the whole computation is lost ☹




EXTENDING THE PROTOCOLS FOR MORE RESILIENCE

- Step 1: groups of processes:
 - Divide processes into groups of size G each
 - Add m parity processes to each group to store the parity data



TOPOLOGY-AWARENESS FOR INCREASING RESILIENCE

- Step 2: topology-aware distribution of groups:
 - For example, apply topology-awareness at the level of blades...
... and nodes



TOPOLOGY-AWARENESS FOR INCREASING RESILIENCE

- The probability of a catastrophic failure in a multi-level computing machine (generalizing [1])
 - A catastrophic failure: a failure that takes place if $> m$ processes in the same group die

...at every hierarchy level

$$P_{cf} =$$


$$P_j(x_j \cap x_{j,cf}) =$$

Probability that x_j elements of level j will fail and cause a catastrophic failure

Every number of x_j elements is considered...


Probability that x_j elements of level j will fail

Probability that x_j given failures at level j are catastrophic




TOPOLOGY-AWARENESS FOR INCREASING RESILIENCE

- The probability of a catastrophic failure in a multi-level computing machine





PERFORMANCE

- Evaluation on CSCS Monte Rosa
 - 1,496 computing Cray XE6 nodes
 - 47,872 schedulable cores
 - 46TB memory
- 4 protocols
- 2 applications



PERFORMANCE: COORDINATED CHECKPOINTING


NAS 3D FFT [1]



[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09

[2] Moody et al. Design, Modeling, and Evaluation of a Scalable Multi-level Checkpointing System. SC10

PERFORMANCE: LOGGING OF PUTS & GETS DISTRIBUTED HASHTABLE



An insert: 1 get and 1 put are logged
A collision: 4 gets and 6 puts are logged

Other Recent Results & Open Challenges

- **Networking (topology, routing)**
 - Besta, TH: "Slim Fly: A Cost Effective Low-Diameter Network Topology", SC14, best student paper finalist
 - Domke, TH, Matsuoka: "Fail-in-Place Network Design: Interaction between Topology, Routing Algorithm and Failures", SC14
 - Prisacari, TH, et al.: "Efficient Task Placement and Routing in Dragonfly Networks", HPDC'14
 - ... *optimal routing? Topology mapping? On-chip topologies? ...*
- **Resilience**
 - Ferreira, et al., TH: "Understanding the Effects of Communication and Coordination on Checkpointing at Scale", SC14
 - ... *optimal checkpointing? Lowest storage vs. runtime overhead? ...*
- **Performance modeling for complex applications**
 - Bhattacharyya TH: "PEMOGEN: Automatic Adaptive Performance Modeling during Program Runtime", PACT'14
 - TH, Kwasniewski: "Automatic Complexity Analysis of Explicitly Parallel Programs", SPAA'14
 - ... *designing optimal implementations? Automated modeling for co-design? ...*




ACKNOWLEDGMENTS



Paul Hargrove (and the whole UPC team), the MPI Forum
RMA WG, many others, ...

... and





Thanks for your attention!

